

1A, 1.5MHz Step-Down Converter in DFN2X2-6 Package

DESCRIPTION

The ETA3560 is a high-efficiency, DC-to-DC step-down switching regulator, capable of delivering up to 1A of output current. The devices operate from an input voltage range of 2.6V to 5.5V and provide output voltages from 0.6V to V_{IN} , making the ETA3560 ideal for low voltage power conversions. Running at a fixed frequency of 1.5MHz allows the use of small inductance value and low DCR inductors, thereby achieving higher efficiencies. Other external components, such as ceramic input and output caps, can also be small due to higher switching frequency, while maintaining exceptional low noise output voltages. Built-in EMI reduction circuitry makes this converter ideal power supply for RF applications. Internal soft-start control circuitry reduces inrush current. Short-circuit and thermal-overload protection improves design reliability.

ETA3560 is housed in a tiny DFN2X2-6L package

FEATURES

- ◆ Up to 96% Efficiency
- ◆ Up to 1A Max Output Current
- ◆ 1.5MHz Frequency
- ◆ Light Load operation
- ◆ Internal Compensation
- ◆ Tiny DFN2X2-6L Package


APPLICATIONS

- MIDs, Tablet PC
- Set Top Boxes
- USB ports/Hubs
- Hot Swaps
- Cellphones


ORDERING INFORMATION

PART #	PACKAGE PIN	TOP MARK
ETA3560D2G	DFN2X2-6	DIYW


TYPICAL APPLICATION



1.8V/1A 1.5MHz Step-Down Converter



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

(Note: Exceeding these limits may damage the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)

IN, SW, FB, EN Voltage	-0.3V to 6.5V
SW to ground current	Internally limited
Maximum Power Dissipation.....	650mW
Operating Temperature Range	-40°C to 85°C
Storage Temperature Range	-55°C to 150°C
Thermal Resistance	θ_{JA} θ_{JC}
DFN2X2-6.....	165.....45°C/W

ELECTRICAL CHARACTERISTICS

($V_{IN} = 3.6V$, unless otherwise specified. Typical values are at $T_A = 25^\circ C$.)










PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Range		2.6		6	V
Input UVLO	Rising, Hysteresis=90mV		2.31	2.45	V
Input Supply Current	$V_{FB} = 0.65V$		40	70	μA
Input Shutdown Current				1	μA
FB Feedback Voltage	$V_{IN} = 2.5$ to $5V$	0.588	0.6	0.612	V
FB Input Current			0.01		μA
Output Voltage Range		0.6		V_{IN}	V
Load Regulation	$V_{OUT} = 1.8V$, I_{OUT} From 0.2A to 0.4A		0.1		%
Line Regulation	$V_{IN} = 2.7$ to $5.5V$		0.2		%/V
Switching Frequency			1.5		MHz
NMOS Switch On Resistance	$I_{SW} = 200mA$		200		$m\Omega$
PMOS Switch On Resistance	$I_{SW} = 200mA$		280		$m\Omega$
PMOS Switch Current Limit		1.5			A
SW Leakage Current	$V_{IN} = 5.5V, V_{SW} = 0$ or $5.5V, EN = GND$			10	μA
EN Input Current				1	μA
EN Input Low Voltage		0.4			V
EN Input High Voltage				1.5	V

PIN DESCRIPTION

PIN #	NAME	DESCRIPTION
1	SW	Inductor Connection. Connect an inductor Between SW and the regulator output.
2	NC	Not connected, No internal connecting wire to any pad of the chip
3	FB	Feedback Input. Connect an external resistor divider from the output to FB and GND to set the output to a voltage between 0.6V and V_{IN}
4	EN	Enable pin for the IC. Drive this pin high to enable the part, low to disable.
5	IN	Supply Voltage. Bypass with a 10 μF ceramic capacitor to GND
6, 7	GND	Ground, The thermal pad (Pin No,7) is Ground too


TYPICAL CHARACTERISTICS

(Typical values are at TA = 25°C unless otherwise specified.)



TYPICAL CHARACTERISTICS

(Typical values are at $T_A = 25^{\circ}\text{C}$ unless otherwise specified.)



FUNCTION DESCRIPTION

The ETA3560 high efficiency switching regulator is a small, simple, DC-to-DC step-down converter capable of delivering up to 1A of output current. The device operates in pulse-width modulation (PWM) at 1.5MHz from a 2.6V to 5.5V input voltage and provides an output voltage from 0.6V to V_{IN} , making the ETA3560 ideal for on-board post-regulation applications. An internal synchronous rectifier improves efficiency and eliminates the typical Schottky free-wheeling diode. Using the on resistance of the internal high-side MOSFET to sense switching currents eliminates current-sense resistors, further improving efficiency and cost.

Loop Operation

ETA3560 uses a PWM current-mode control scheme. An open-loop comparator compares the integrated voltage-feedback signal against the sum of the amplified current-sense signal and the slope compensation ramp. At each rising edge of the internal clock, the internal high-side MOSFET turns on until the PWM comparator terminates the on cycle. During this on-time, current ramps up through the inductor, sourcing current to the output and storing energy in the inductor. The current mode feedback system regulates the peak inductor current as a function of the output voltage error signal. During the off cycle, the internal high-side P-channel MOSFET turns off, and the internal low-side N-channel MOSFET turns on. The inductor releases the stored energy as its current ramps down while still providing current to the output.

Current Sense

An internal current-sense amplifier senses the current through the high-side MOSFET during on time and produces a proportional current signal, which is used to sum with the slope compensation signal. The summed signal then is compared with the error amplifier output by the PWM comparator to terminate the on cycle.

Current Limit

There is a cycle-by-cycle current limit on the high-side MOSFET. When the current flowing out of SW exceeds this limit, the high-side MOSFET turns off and the synchronous rectifier turns on. ETA3560 utilizes a frequency fold-back mode to prevent overheating during short-circuit output conditions. The device enters frequency fold-back mode when the FB voltage drops below 200mV, limiting the current to I_{PEAK} and reducing power dissipation. Normal operation resumes upon removal of the short-circuit condition.

Soft-start

ETA3560 has an internal soft-start circuitry to reduce supply inrush current during startup conditions. When the device exits under-voltage lockout (UVLO), shutdown mode, or restarts following a thermal-overload event, the I soft-start circuitry slowly ramps up current available at SW.

UVLO and Thermal Shutdown

If V_{IN} drops below 2.4V, the UVLO circuit inhibits switching. Once V_{IN} rises above 2.6V, the UVLO clears, and the soft-start sequence activates. Thermal-overload protection limits total power dissipation in the device. When the junction temperature exceeds $T_J = +160^{\circ}\text{C}$, a thermal sensor forces the device into shutdown, allowing the die to cool. The thermal sensor turns the device on again after the junction temperature cools by 15°C , resulting in a pulsed output during continuous overload conditions. Following a thermal-shutdown condition, the soft-start sequence begins.

DESIGN PROCEDURE

Setting Output Voltages

Output voltages are set by external resistors. The FB threshold is 0.6V.

$$R_{TOP} = R_{BOTTOM} \times [(V_{OUT} / 0.6) - 1]$$

Input Capacitor and Output Capacitor Selection

The input capacitor in a DC-to-DC converter reduces current peaks drawn from the battery or other input power source and reduces switching noise in the controller. The impedance of the input capacitor at the switching frequency should be less than that of the input source so high-frequency switching currents do not pass through the input source. Input ripple with a ceramic capacitor is approximately as follows:

$$V_{RIPPLE} = I_{L(PEAK)} [1 / (2\pi \times f_{OSC} \times C_{IN})]$$

If the capacitor has significant ESR, the output ripple component due to capacitor ESR is as follows:

$$V_{RIPPLE(ESR)} = I_{L(PEAK)} \times ESR$$


The output capacitor keeps output ripple small and ensures control-loop stability. The output capacitor must also have low impedance at the switching frequency. Ceramic, polymer, and tantalum capacitors are suitable, with ceramic exhibiting the lowest ESR and high-frequency impedance.

Inductor Selection

A reasonable inductor value (L_{IDEAL}) can be derived from the following:

$$L_{IDEAL} = [2(V_{IN}) \times D(1 - D)] / I_{OUT} \times f_{OSC}$$

BLOCK DIAGRAM




PCB LAYOUT GUIDE

PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance.


If change is necessary, please follow these guidelines and take following DEMO Board for reference.

- 1) Keep the path of switching current short and minimize the loop area formed by input cap, high-side MOSFET and low-side MOSFET.
- 2) Input ceramic capacitors are suggested to be put as close to the Vin pin as possible
- 3) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- 4) Rout SW away from sensitive analog areas such as FB.
- 5) Connect IN, SW, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.



PACKAGE OUTLINE

DFN2X2-6 PACKAGE OUTLINE AND DIMENSIONS



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	—	0.02	0.05
b	0.25	0.30	0.35
c	0.18	0.20	0.25
D	1.95	2.00	2.05
D2	1.00	—	1.45
e	0.65BSC		
Nd	1.30BSC		
E	1.95	2.00	2.05
E2	0.50	—	0.85
L	0.25	0.30	0.40
h	0.10	0.15	0.20